Closing the Gap Between ASIC & Custom: Tools and Techniques by David Chinnery

By David Chinnery

by Kurt Keutzer these searching for a short evaluation of the publication may still fast-forward to the creation in bankruptcy 1. What follows is a private account of the construction of this booklet. The problem from Earl Killian, previously an architect of the MIPS processors and at the moment leader Architect at Tensilica, used to be to give an explanation for the numerous functionality hole among ASICs and customized circuits designed within the similar approach new release. The relevance of the problem used to be amplified almost immediately thereafter via Andy Bechtolsheim, founding father of sunlight Microsystems and ubiquitous investor within the EDA undefined. At a dinner speak on the 1999 foreign Symposium on actual layout, Andy said that the best near-term chance in CAD was once to strengthen instruments to carry the functionality of ASIC circuits toward that of customized designs. There appeared to be a few synchronicity that participants so varied in crisis and personality will be pre-occupied with a similar challenge. Intrigued through Earl and Andy’s reviews, the sport used to be afoot. Earl Killian and different veterans of microprocessor layout have been useful with clues as to the resources of the functionality discrepancy: structure, circuit layout, clocking technique, and dynamic common sense. I quickly discovered that i wished assist in monitoring down clues. simply at an excellent establishment just like the collage of California at Berkeley may I so simply commandeer an ab- bodied graduate pupil like David Chinnery with a data of structure, circuits, computer-aided layout and algorithms.

Show description

Read Online or Download Closing the Gap Between ASIC & Custom: Tools and Techniques for High-Performance ASIC Design PDF

Similar design books

The Art of Paper Cutting

<p class="MsoHeader" style="margin: 0in 0in 0pt">Papercutting is an historic, dependent paintings that dates nearly way back to the production of paper itself. In today’s multicultural international, papercutting embraces any variety of topics, designs, and photographs. it really is an all-inclusive paintings that calls for few instruments and minimum fabrics.

Mikroprozessortechnik: Grundlagen, Architekturen, Schaltungstechnik und Betrieb von Mikroprozessoren und Mikrocontrollern

Das Buch Mikroprozessortechnik wendet sich an alle, die bei begrenzter Zeit einen leichten Einstieg in das Thema und einen Überblick über die wichtigsten Techniken suchen. So weit möglich, werden zu allen Themen zunächst die zu Grunde liegenden Ideen verständlich und plausibel gemacht; dabei wird großer Wert auf die Zusammenhänge gelegt.

Extra resources for Closing the Gap Between ASIC & Custom: Tools and Techniques for High-Performance ASIC Design

Example text

1, 1991, pp. 5-35. pdf [26] MTEK Computer Consulting, AMD CPU Roster, January 2002. htm [27] MTEK Computer Consulting, Intel CPU Roster, January 2002. 5um 64b Adder Design,” International Solid-State Circuits Conference Digest of Technical Papers, 1996, pp. 362-363. 0 GHz Microprocessor,” Proceedings of the International Conference on Computer Design, 1998, pp. 17-23. , “Clocked storage elements,” in Design of High-Performance Microprocessor Circuits, IEEE Press, Piscataway NJ, 2000, pp. 207-234.

In this example, six transparent high latches have replaced six flip-flops, so there is a slight reduction in area. In general, consider replacing n sets of flip-flops by latches. Latches are needed on both clock phases to avoid races, so there will be 2n sets of latches. The central set of flip-flops in Figure 9 was replaced by two sets of latches in Figure 10. If the average number of cells k in each set of latches or flip-flops is about the same, the total cell areas are about the same, but there will be nk additional wires, as illustrated in Figure 11.

A Seventh-Generation x86 Microprocessor,” IEEE Journal of SolidState Circuits, vol. 34, no. 11, November 1999, pp. 1466-1477. , “High-Performance Microprocessor Design,” IEEE Journal of Solid-State Circuits, vol. 33, no. 5, May 1998, pp. 676-686. [11] Hare, C. htm [12] Hare, C. , “Skew-Tolerant Domino Circuits,” IEEE Journal of SolidState Circuits, vol. 32, no. 11, November 1997, pp. 1702-1711. , et al. “The Fanout-of-4 Inverter Delay Metric,” unpublished manuscript. , and Cheng, C. “VLSI Implementation of a Portable 266MHz 32-Bit RISC Core,” Microprocessor Report, November 2001.

Download PDF sample

Rated 4.47 of 5 – based on 4 votes